Abstract. An operation version of longitudinal feedback baseband processing electronics was implemented. The system consists of a bunch phase detector, a 500-MS/s analog-to-digital converter and demultiplexer module (ADC/DEMUX), DSP modules, a digital-to-analog converter and multiplexer module (DAC/MUX), and an RF modulator. The ADC/DEMUX unit has a fast ADC that digitizes the bunch phase signal. The down-sampled phase error data of each bunch are then distributed to the DSP boards to perform filtering and applied control rule. In the DAC/MUX, bunch kick signals are converted into analog signals for bunch phase feedback. Design and implementation of the system will be summarized in this report.
INTRODUCTION
The storage ring of NSRRC is a 3 rd generation synchrotron light source, designed to store the beam current of 200 mA at 1.5 GeV. Stable longitudinal dynamics are the most important performance issues of the storage ring. The source of the longitudinal instabilities is mainly the high order mode (HOM) of two DORIS RF cavities. Various measures were adopted to eliminate the HOM's effects during the last decade; these efforts include precision temperature control of the cavities, HOM frequency shift plunger, passive Landau cavity, etc. However, these efforts still cannot suppress longitudinal instabilities effectively. RF gap voltage modulation is used to remedy longitudinal instabilities and to improve lifetime for routine operation during the last several years. User satisfied beam is achieved but with a slight increase in energy spread for the gap voltage modulation. An active longitudinal feedback system (LFB) [1, 2, 4] was proposed to fight the instabilities without degrading the beam quality. The prototype LFB system has been tested and has suppressed longitudinal instability up to 80 mA in 2000 [3] . However, due to the limit of the low efficient longitudinal kicker and the capacity of the prototype electronic system, the prototype system cannot work adequately at higher current. In order to complete the system, the operation version electronics have started implementation from 2002; the system is nearly in integration phase. The commissioning is on-going. The low efficiency longitudinal kicker will be replaced by a DAFNE-like kicker; the kicker is adapted from the SLS/ELETTRA design [4] . The beam pipe is changed to an elliptical shape. Shunt impedance can be optimized to about 1 kΩ. Delivering a longitudinal feedback system to work with a 400-mA stored beam to ensure suppression of all residual HOM for beam duct components in the SRF environment is the goal.
The project to replace two existing DORIS cavities by a single cell Cornell superconductivity RF (SRF) cavity at the storage ring will be finished in late 2004. Nearly HOM-free properties are promising for the SRF cavity. This project is also accompanied by double the stored current of the present operation (200 mA). The high order modes of the RF cavity will be almost eliminated. However, the longitudinal feedback system is still helpful to damp residues of longitudinal instabilities. The diagnostics capability of the feedback system is also useful to study the beam properties for conventional RF as well as SRF environments.
LFB HARDWARE SYSTEM OVERVIEW
A longitudinal feedback system is being developed to suppress the longitudinal coupled-bunch instabilities observed in the storage ring of NSRRC. It is a bunch-bybunch feedback system designed for 200 bunches at 2-ns bunch interval. The longitudinal feedback system consists of major parts as shown in Fig. 1 : the bunch phase detector, 500-MS/s analog-to-digital converter and de-multiplexer (ADC/DEMUX), digital signal processors array, multiplexer and 500-MS/s digital-toanalog converter (MUX/DAC), modulator, power amplifier and longitudinal kicker. Designed of the bunch phase detection circuit, the digital electronics and the 1125-MHz wide-band RF system for correction of phase errors have been tested with the beam. The advances in DSP technologies benefit us to choose a commercial off-theshelf (COTS) DSP solution. The core of the digital electronics is a DSP array that utilizes DSP modules performing parallel processing at a data throughput of 500 Mbytes/sec. These COTS products take off the expense and risk of in-house development. Similar systems are successfully installed and operated with existing installations of LFB systems around the world. Front-end electronics include pickup BPM, bunch phase detector, and 500-MS/s ADC and de-multiplexer circuitry. The signals from BPM are sent to a bunch phase detector working at 1.5 GHz. The phase error signal of each bunch is detected by a double balanced mixer, which compares the phases of the beam signal with a 1.5-GHz reference that is phase-locked to the 500-MHz master clock. The ADC/DEMUX board digitizes the discrete phase error signal for search bunches at 500 MHz and distributes to the processors that have a slower clock rate for signal filtering. The operation of the ADC/DEMUX module is synchronized by the timing circuitry.
The filtered signals from the processors are combined by a multiplexer in correct sequence and converted into a single analog signal (the correction signal) by DAC. The kick signal is up-converted by the RF modulator, and the RF power amplifier is used to drive the longitudinal kicker that in turn kicks individual bunches every 2 nanoseconds. The RF system consists of the 1.5/3-GHz bunch phase detection unit, and the 1.25-to ~1.5-GHz (prototype kicker working at 1.125 GHz) broad band drive chain is used to drive the kicker. The new longitudinal kicker has a DAFNE-like design. The quality factor value is about 5 and shunt impedance is about 1000 Ohm.
The front-end electronics sample the bunch signal at 500 MS/sec. The decimate factor is programmable and chosen at 18 in commissioning configuration. Bunch oscillation is sampled at one turn; for the following consecution 17 turns data is neglected. The revolution period of the storage ring is 0.4 µsec. Time duration between consecutive samplings is 7.2 µsec. There are 200 buckets on the storage ring and equally distributed to 4 DSP pairs, each pair of DSP should handle 50 bunches. It needs 1 to 2 µsec to execute control rule, which is dependent upon the complexity of the control algorithm. There are more than 2 µsec that can be used for data transfer between front-end and back-end electronics to DSP modules or for housekeeping purposes. The front panel data port (FPDP) interface of the DSP board working unidirectionally was chosen for data transfer due to its easy design and implementation. The FPDP interface is 32-bits communication link capable and peak data throughput about 160 Mbytes/sec per FPDP port. Performance is satisfied with the requirement of the LFB system. The FPDP port modules are attached to a DSP board to provide eight split FPDP ports. The data of bunches from DEMUX that is prepared in advance and stored in FIFO needs about 0.5 µsec. After control rule and block filtering is executed, the DSP sends bunched error correction data to hold buffer DSRAM.
Due to the advances of the DSP technology, the numbers of DSPs in LFB systems are reduced drastically compared with similar LFB installations which are already deployed around the world. Two commercial DSP VME modules were used in the LFB system. Each VME module is equipped with quad TMS320C6202 DSP chips running in 250-MHz clock. A high MIPS integer DSP is preferred for LFB application. There are many resources on the board for various applications. Every DSP is equipped with local memory to store data and program code. Since the structure of DSP is efficient in block filtering, the control rule is applied to the 50-bunches signal in a batch way. Bi-fifo is used for communication between the DSP and the mezzanine interface. Dual port memory provides a seamless way to transfer data from DSP to VME host. Global memory provides a way for communication for VME hosts and DSPs for various operations mode. The CPLD based FPDP port interface mezzanine boards are supported by the vendor. A FPDP port interface engine provides timing, handshaking and data packing for both input and output data transfers. The FPDP port interface engine connects to the 32-bit BI-FIFO and can be individually configured for either input or output operation.
A functional block diagram of the ADC module is shown in Fig. 3 . It consists of an ADC (TS8388BG), DEMUX (TS81102G0), and FPDP interface (CPLD). The DAC module function block diagram is shown in Fig. 4 
SOFTWARE DEVELOPMENT
The software structure of the longitudinal multi-bunch feedback system (LFB) consists of a feedback algorithm, which is executed by a digital signal processor array and to provide raw data for beam diagnostic purposes. In order to develop, to commission and operate this system efficiently, an integrated software environment has been developed. In such an environment, we have major software components including (1) a feedback control algorithm on DSP, (2) a DSP developing environment on PC, (3) diagnostics toolkits on PC, (4) operator interface on PC, and 5) a workstation. The feedback control loop is a digital filter combined with a data input/output control. The DSP developing environment includes a code composer running on PC as well as a remote Ethernet based DSP console debugging program. The system will equip diagnostic toolkits to acquire and analyze data. The associated hardware and software are commercial products that may help to reduce the system development time. The data transportation is by the FPDP ports of the digital processing unit. There are eight input ports and eight output ports in this system. This development system is an Ethernet-based emulator. It is able to remote control by local computer with window user interface in the Windows operation system. It supports multi-processor downloading and developing the DSP program in the same time. The code composer is a system development tool that supports an integrated development environment (IDE) for 'C6x. This environment allows the DSP code designer to edit, build, manage products, debug and profile from a single application. In addition, the IDE lets the user compile in the background as well as analyze signals graphically, perform file I/O, debug multiprocessors, and customize a C-interpretative scripting language in the IDE.
The debugging and development of DSP is to provide a simple, interrupt driven, inter-device communication protocol for distributed Digital Signal Processing applications. The protocol is based on high-level geographic addressing, in which each device is referred to by a user assigned name rather than by a range of addresses. The hardware involved in these distributed applications may utilize various interconnect schemes, such as shared memory on the VME or MIX bussed, Ethernet, etc. The debug tool provides a variety of capabilities: first, starting, stopping, or resetting the DSP; second, loading code or data into DSP, examining the registers or memory of DSP; third, hardware instruction or data-dependent breakpoints; fourth, a variety of counting capabilities including cycle-accurate profiling; and last, real-time data exchange (RTDX) between the host and the DSP. The schematic diagram of the system is shown in Fig. 4 . RTDX provides continuous visibility into the way DSP applications operate in the real world, and RTDX allows system developers to transfer data between a host computer and DSP devices without stopping their target application. The system will be paused in the short time when data is transferring. Although this environment isn't enough for feedback loop of system, it can also support program debugging and development easily. The data of RTDX can be analyzed and visualized on the host using any OLE automation client. This shortens development time by giving designers a realistic representation of the way their systems actually operate.
All tasks of feedback software are optimal for communication and filtering. This task can't be swapped when a processor is accessing from FPDP port memory. The interrupt and DMA handle can avoid this problem. The phase shift, and band-pass filter tasks are embedded in the DSP module. The DSP modules include multiprocessors to process input data and to kick the system. To keep data from missing in the FPDP port communication between the MUX and DEMUX modules, there is a synchronized signal between the MUX module and DSP. The feedback procedures are idle and wait for the next working period after data I/O and signal filtering. This synchronized signal is defined to MUX module data preparation and FPDP port communication status. Although the DSP debugger and development environment can establish a data exchange interface, feedback will be stopped when data are transferring. There are external diagnostic tools that can solve this problem. An integrated MATLAB simulation tool and LABVIEW are applied in console. To support various conditions in commission, adjusting phase and center frequency of the band pass filter online is efficient. Figure 5 shows the relation between various software components.
TRANSIENT DOMAIN DIAGNOSTIC SUPPORTS
The transient diagnostics have been approved as an elegant tool to aid the LFB commissioning and for various beam physics studies. It is labor intensive to integrate such functionality within the feedback electronics without supplicated design. 
PRESENT STATUS
The front-end and back-end electronics have been implemented and have performed intensive testing. Two DSP boards and the development environment were settled. The software for the longitudinal feedback system is under development. The prototypes of ADC/DEMUX and DAC/MUX have been implemented, and functionality is adequate. A revised version is in implementation. A dedicated transient domain data acquisition system has been set up. Necessary modification of front-end and back-end electronics is on-going to improve their performance. A prototype has demonstrated that to damp longitudinal oscillation at low current is possible. The infrastructure of the feedback software and data acquisition and analysis tools is finished. The user interface is a simple VI in LabVIEW environment; MATLAB scripts are used for complicated analysis.
